

Status of Digital Pixel

Tianya Wu

CEPC MOST2 Chips Meeting

twu@ifae.es

11-03-2019



Institut de Física
d'Altes Energies



EXCELENCIA
SEVERO
OCHOA




Barcelona Institute of
Science and Technology




華中師範大學
CENTRAL CHINA NORMAL UNIVERSITY


FE-I3 digital logic block




FE-I3 digital logic block



D	EN	Q	QB
0	0	1	0
1	0	0	1
0	1	latch	latch
1	1	latch	latch




FE-I3 timing diagram (default)



When load_c and load_m step to high level, the latch will have a stable output where keep the last state.




Masking bit test



LOAD_M will latch the data after all the masking bits configured.

Analog Calibration bit test



LOAD_C will latch the data after all the masking bits configured.



Thanks for your attention.

