



UNIVERSITÄT  
HEIDELBERG  
ZUKUNFT  
SEIT 1386

# Scintillator Fibre Tracker for the LCHb Upgrade I

Ming Zeng<sup>1</sup>, Guanghua Gong<sup>1</sup>, Zhenwei Yang<sup>1</sup>, Li Xu<sup>1</sup>, Yuyue Gan<sup>1</sup>,  
Albert Comerma<sup>2</sup>, Xiaoxue Han<sup>2</sup>

<sup>1</sup>Department of Engineering Physics, Tsinghua University

<sup>2</sup>Physikalisches Institut, Universität Heidelberg



---

CLHCP 2019

大连 2019.10.26


---

# LHCb 主要科学目标与探测器




- **理解正反物质不对称：CP破坏**
- **间接发现新物理：稀有衰变**
- **理解强相互作用机制：强子性质，新强子态**
- **其它：电弱物理，重离子物理，...**

# LHCb Run 2




LHCb proved itself to be the **Forward General-Purpose Detector** at the LHC




- 运行亮度达到  $4 \times 10^{32} \text{ cm}^{-2} \text{ s}^{-1}$ , 两倍于设计指标
- 积分亮度超过  $9 \text{ fb}^{-1}$

# LHCb 未来升级计划



# LHCb Upgrade Motivation


LHCb Upgrade I, with installing in 2019-2020 (LHC LS2) and first data-taking in Run 3 (2021-2023).



Present L0 hardware trigger (max rate 1 MHz) saturates at high luminosity for hadronic final state modes

- ❖ Goal: increase statistics by more than  $\times 10$
- ❖ Raise operational luminosity by factor of five to  $2 \times 10^{33} \text{cm}^{-2} \text{s}^{-1}$
- ❖ Triggerless 40MHz readout (Full software trigger)
- ❖ Necessitates redesign of several sub-detectors and overhaul of readout (40MHz readout rate)
- ❖ Replace tracking detectors (finer granularity to cope with higher particle density)

# LHCb Upgrade I



All sub-detectors read out at 40 MHz for a fully software trigger.




# LHCb Upgrade I: Tracking - SciFi

## Current: IT & OT

### 3 stations with 4 layers each


- silicon micro-strips in innermost region
- straw drift tubes in outer region
- 130 k + 54 k readout channels



## Upgrade: SciFi

### 3 stations of scintillating fibres

- 2.5 m long, 250  $\mu\text{m}$  diameter
- read out with silicon photomultipliers
- 590 k readout channels



# LHCb Upgrade I: Tracking - SciFi

## Current: IT & OT

### 3 stations with 4 layers each


- silicon micro-strips in innermost region
- straw drift tubes in outer region
- 130 k + 54 k readout channels



## Upgrade: SciFi

### 3 stations of scintillating fibres

- 2.5 m long, 250  $\mu\text{m}$  diameter
- read out with silicon photomultipliers
- 590 k readout channels







# LHCb Upgrade I: SciFi

---

---


# LHCb Upgrade I: SciFi

❖ Goal: increase statistics by more than  $\times 10$

- ✓ Operate at  $2 \times 10^{33} \text{cm}^{-2} \text{s}^{-1} \rightarrow 50 \text{fb}^{-1}$
- ✓ Triggerless 40MHz readout

❖ Scintillating Fibre (Sci-Fi) Tracker


- ✓ Fast, high efficiency ( $\sim 99\%$ )
- ✓ High granularity ( $250\mu\text{m}$ )
- ✓ High resolution ( $< 100\mu\text{m}$ )
- ✓ Low mass ( $< 1\% X_0/\text{layer}$ )
- ✓ Radiation hardness (up to  $35\text{kGy}$ )



Schematic view of the current LHCb detector

# SciFi – Fibre Mat & Module

- 250 $\mu\text{m}$  diameter scintillating fibre wound into a 6-layer 2.4m-long **fibre mat**
  - ✓ one end equipped with a **mirror**
  - ✓ read out by 4 $\times$  **SiPM arrays**
- 8  $\times$  **fibre mat** + honeycomb = sandwich-structure 0.5m  $\times$  5m **module**



# Sci-Fi readout electronics (FE)

## ❖ Tracker structure:




- ✓ 3 Tracking Stations
- ✓ 12 detector layers (X-U-V-X, 5°)
- ✓ 144 modules

## ❖ Electronics design:

- ✓ ~340m<sup>2</sup> total active surface
- ✓ 590,000 SiPM channels
- ✓ 12,000 **PACIFIC** chips needed
- ✓ 2,500 **Frontend Electronic Boards**

## ❖ LHCb China Group 2016~2018:

- ✓ **Co-design** Sci-Fi Frontend Electronic Boards
- ✓ **Manufacturing** all Frontend Boards in China, **testing** a part
- ✓ Sci-Fi Readout Electronics **Quality Assurance System (For chips and boards)**
- ✓ Readout Electronics for Detector Performance Evaluation (>20 setups in Sci-Fi group)









# PACIFIC5

- ❖ 64-channel SiPM readout ASIC for the Sci-Fi Tracker
- ❖ Current mode input
- ❖ Low input impedance ( $\approx 50\Omega$ )
- ❖ High Bandwidth preamplifier ( $\approx 250\text{MHz}$ )
- ❖ Output:  $8\text{bit} \times 16\text{pair} @ 320\text{MHz}$
- ❖ Main functional blocks:


- ✓ Pre-amplifier (Current  $\rightarrow$  Voltage, 4 different output gains)
- ✓ Shaper
- ✓ Offset trim
- ✓ Integrators  $\times 2$  (20MHz)
- ✓ Track & Hold
- ✓ Digitization (with 3 comparators)



# PACIFIC Frontend Board

## We decided to re-optimize the routing of the PACIFIC Frontend Board

- 4 × PACIFIC ASICs (196-pin BGA packaged)
- 4 × temperature measurement circuits (voltage divider circuits with NTC , 2 for SiPMs, 2 for the ASICs)
- 4 × SiPM bias voltage measurement circuits (voltage divider circuits)
- 1 × BoardID IC (DS2401 64-bit unique, factory-lasered silicon serial number, no permanent damage up to 140Gy)  
<http://radwg.web.cern.ch/RadWG/Pages/showExternal.aspx?GotoUrl=https://twiki.cern.ch/twiki/bin/viewauth/Main/TulliosPreferredPartList>
- 4 × SiPM flex cable connectors (Hirose DF12(3.0)-80DS-0.5V)
- 1 × FMC connector (ASP-134602-01)




re-optimised PACIFIC Frontend Board r4

# Redesign of PACIFIC Frontend Board

## We decided to re-optimize the routing of the PACIFIC Frontend Board

- for a higher production yield
- more strict routing constrains, to gain some margin for the sampling window size
- 4 pairs of PACIFIC Clock lines (CLKIN\_0~3) : routing length match < 1mm
- 4 SYNC lines (SYNC\_0~3): routing length match < 1mm
- 64 pairs of data lines (DATA\_0~3\_X) : routing length match <3mm.
- well seperate the analog input signals and the output data lines, the CLOCK lines
- from 8-layers to 14-layers
- Calculate impedance for Halogen Free (TU-862HF), and keep thickness 1.7mm









re-optimised PACIFIC Frontend Board r4

The design has been complete.

For the first 250 PACIFIC Frontend Boards, we will assemble first 10 PCBs, check with the SciFi full electronics (MB+CB) to make sure everything works fine after this optimization.



# Redesign of PACIFIC Frontend Board







# BER test with SciFi FE

- Position: Master Board 0, PBs 2+3, **old design**

- Position: Master Board 1, PBs 2+3, **new design**






Better uniformity among different ASICs



Result from D. Berninghoff

# Redesign of PACIFIC Frontend Board & Mass Production



**2018.09 - First 250 PACIFIC Frontend Boards finished !  
(for first C-Frame of SciFi)**

**2019.09 – Finished all 2,300 PACIFIC Frontend Boards !**




# First Setup of SciFi C-Frame



First Setup of SciFi C-Frame  
(Sci-Fi milestone of 2018)

## Test with SiPM + Light Injection System



# QA System for PACIFIC chips

❖ Custom designed test DAQ (PACIFICROB): [fully tested, 4 for Heidelberg, 3 for Barcelona, 3 for Valencia]

- ✓ Altera Cyclone FPGA (clock generation, ASIC configuration, data process, sensor readout ...)
- ✓ precision clock conditioner to fine tune the clock for each ASIC
- ✓ (LVDS-SLVS convertor)
- ✓ 8-channel, 12-bit ADC
- ✓ USB interface to PC

❖ Socket Board:



- ✓ 4 sockets to nip chips
- ✓ Connected with FMC & controlling cable

❖ DC power supply

- ✓ Output 5V/3A at least

❖ Linux PC


❖ Robot arm (Barcelona)







# QA System for PACIFIC chips

- ❖ Custom designed test DAQ (PACIFICROB): [fully tested, 4 for Heidelberg, 3 for Barcelona, 3 for Valencia]
  - ✓ Altera Cyclone FPGA (clock generation, ASIC configuration, data process, sensor readout ...)
  - ✓ precision clock conditioner to fine tune the clock for each ASIC
  - ✓ (LVDS-SLVS convertor)
  - ✓ 8-channel, 12-bit ADC
  - ✓ USB interface to PC
- ❖ Socket Board:
  - ✓ 4 sockets to nip chips
  - ✓ Connected with FMC & controlling cable
- ❖ DC power supply
  - ✓ Output 5V/3A at least
- ❖ Linux PC
- ❖ Robot arm (Barcelona)






- Start up :**
- 1) power OFF
  - 2) mount the ASIC
  - 3) power ON
  - 4) scan ASICs QR




DISACLK = '1' nReset = '0' then '1' to apply a digital reset.



- Save results to database:**
- 1) Test log (contains also  $V_{ref}$  and  $V_{refDCFB}$  settings)
  - 2)  $V_{ref}$  scan results : plot  $V_{ref}$  (DAC value) + linear function
  - 3)  $V_{refDCFB}$  scan results : plot  $V_{ref}$  (DAC value) + linear function
  - 4) trimDAC summary plots for all three conditions
    - ✓ 1-D histogram of DC baseline distributions
    - ✓ + out-of-range channel indexes







If it is not possible to trim to DC baseline within  $\pm 2DACs$



Raw data from all the scans will be save into one file to reproduce the results.

# PACIFIC ASIC QA test routine

# Main features of test results for one chip







test automatically update result to DB



final check the QA test routine



QA test running : 10 ASICs/run , ~100ASICs/hour



finish all 1<sup>st</sup> batch 1420 PACIFIC5q test

**LHCb Sci-Fi Production Interface**

- Readout Box Productions
- Readout Box Components
  - PACIFIC ASIC
  - PACIFIC Boards
- Readout Box Operations
- Quaroses
  - QuarosSystems
  - SiPMs for Quaroses
  - Adapter boards
  - Spiroc FEs
  - Power supply units
  - USBboards
  - Laser mezzanines
  - Spiroc ASICs
  - Upload Quaros files

**All results can be found in Sci-Fi Production DB**  
<https://scifi.physi.uni-heidelberg.de/db/prod/>

Xiaoxue Han (Logout)

Hover prev


New PACIFIC ASIC (total: 1410 csv SCSV)

Show filter

| Inventory | Origin | ID                | Arrived    | Tested     | Location | Dimensions<br>[mm x mm x mm] | Weight<br>[kg] | Material composition | Comment | Initial current [mA] | Configured current [mA] | Failure       | Vref | VrefDCFB | Summary report [.pdf]                | Raw data [.root]   | PACIFIC Boards |                        |
|-----------|--------|-------------------|------------|------------|----------|------------------------------|----------------|----------------------|---------|----------------------|-------------------------|---------------|------|----------|--------------------------------------|--|----------------|------------------------|
| EPA00002  | PI     | PACIFIC5_Q-Adummy | 2018-05-26 | 2018-06-07 |          |                              |                |                      |         | 0                    | 0                       | I2C fails     | 0    | 0        | -                                    | <a href="#">rawData_AsicQA_testsystem8_ASICID_PACIFIC5_Q-Adummy.root</a> | 0              | <a href="#">Modify</a> |
| EPA00010  |        | PACIFIC5_Q-A2104  | 2018-05-26 | 2018-06-07 |          |                              |                |                      |         | 434.4                | 511.8                   | trimDAC fails | 27   | 6        | <a href="#">PACIFIC5_Q-A2104.pdf</a> | <a href="#">rawData_AsicQA_testsystem8_ASICID_PACIFIC5_Q-A2104.root</a>  | 0              | <a href="#">Modify</a> |
| EPA00011  | PI     | PACIFIC5_Q-A2105  | 2018-05-26 | 2018-06-07 |          |                              |                |                      |         | 411                  | 511.8                   | Working       | 25   | 9        | <a href="#">PACIFIC5_Q-A2105.pdf</a> | <a href="#">rawData_AsicQA_testsystem8_ASICID_PACIFIC5_Q-A2105.root</a>  | 0              | <a href="#">Modify</a> |
| EPA00012  | PI     | PACIFIC5_Q-A2106  | 2018-05-26 | 2018-06-07 |          |                              |                |                      |         | 458.8                | 515                     | Working       | 29   | 9        | <a href="#">PACIFIC5_Q-A2106.pdf</a> | <a href="#">rawData_AsicQA_testsystem8_ASICID_PACIFIC5_Q-A2106.root</a>  | 0              | <a href="#">Modify</a> |

# QA test for 1<sup>st</sup> batch of packaged PACIFIC5q

**1<sup>st</sup> batch of  
1420 chips  
2018 Summer**



With the current PACIFIC setting:  
the common area of DC baseline across all 64-channels is less than 4DACs,  
difficult to use common threshold for all channels  
**BUT if we don't use common threshold for all channels or tune the PACIFIC settings ,  
these ASICs can be rescued**


This is the first time we have a large statistical sample of the ASICs.  
The test results were part of the evaluation of the Sci-Fi electronics  
and would be very helpful for future classification of mass-  
produced ASIC in near future.

97% percent of these ASICs fails just because the initial current > 500mA  
We will change this criteria to >600mA and re-measure these ASICs



# QA System for Frontend Boards

- ❖ Custom designed test DAQ (PACIFICROB): [fully tested, 3 for Heidelberg (delivered), 3 for Barcelona, 3 for Valencia]
  - ✓ Altera Cyclone FPGA (clock generation, ASIC configuration, data process, sensor readout ...)
  - ✓ precise clock conditioner to fine tune the clock for each ASIC
  - ✓ LVDS-SLVS convertor
  - ✓ 8-channel, 12-bit ADC
  - ✓ USB interface to PC
- ❖ FMC connector intermedia board:
  - ✓ Simple pin-to-pin adapter PCBs
  - ✓ To avoid broken FMC connectors
- ❖ Charge injection board
- ❖ DC power supply
  - ✓ Output 5V/3A at least
- ❖ Arbitrary waveform generator
- ❖ Linux PC





# QA System for Frontend Boards

❖ Custom designed test DAQ (PACIFICROB): [fully tested, 3 for Heidelberg (delivered), 3 for Barcelona, 3 for Valencia]

- ✓ Altera Cyclone FPGA (clock generation, ASIC configuration, data process, sensor readout ...)
- ✓ precision clock conditioner to fine tune the clock for each ASIC
- ✓ (LVDS-SLVS convertor)
- ✓ 8-channel, 12-bit ADC
- ✓ USB interface to PC

❖ FMC connector intermedia board:

- ✓ Simple pin-to-pin adapter PCBs
- ✓ To avoid broken FMC connectors

❖ Charge injection board



❖ DC power supply

- ✓ Output 5V/3A at least

❖ Arbitrary waveform generator

❖ Linux PC


External charge injection board      FMC adapter board      Mid connector



External trigger

Controlling cable

Voltage sensor



# PACIFIC Frontend Board QA test routine


- Save results to database:
- 1) test log
  - 2) all parameters into a configuration file: PB\_XX.conf, which can be read later by SciFi readout system.
  - 3) after trimming DC-baseline distribution
    - ✓ 1-D histogram of 0.5ratio-transition-DAC value for all channels (both Top and Bottom DAC) for each ASIC
    - ✓ 1-D histogram of difference of Top and bottom DAC within the same channel for each ASIC

# First 250 PACIFIC Frontend Boards Tested

❖ 86.0% Working

❖ 14.0% Failed:

- ✓ Baseline too low
- ✓ No ideal DAC to trim
- ✓ ASIC database problem
- ✓ Input bad
- ✓ Current fails






# Updated test result for 2<sup>nd</sup> batch in Tsinghua

- Solved the current fail problem and retested several boards

- 362 boards:

- Working: 305
- Baseline too low: 54
- S-Curve problem: 1  
(not uploaded to database)
- Welding problem: 1  
(not uploaded to database)




# Updated test result for 3<sup>rd</sup> batch in Tsinghua

- Solved the current fail problem and retested several boards


- 250 boards:

- Working: 235
- Baseline too low: 13
- Input bad: 1
- No ideal value: 1



# Test result for 4<sup>th</sup> batch in Tsinghua


- 250 boards:
  - Working: 232
  - Baseline too low: 14
  - Input bad: 1
  - No ideal value: 1
  - Other failure: 1  
(SiPM connector possible defect)
  - Welding problem: 1  
(not uploaded to database)






# Test result of 5<sup>th</sup> batch in Tsinghua: Total

- 400 boards:
  - Working: 367
  - Baseline too low: 26
  - I2C fail: 2
  - No ideal value: 2
  - Current fail: 1
  - REFRESH bad: 1
  - Voltage sensor fail: 1



# Main features of test results for one chip

localVth2\_ch58



# LHCb Upgrade I: SciFi

## Production:

|                  |   |
|------------------|---|
| PACIFIC Chip     | 100% produced and tested  |
| PACIFIC Board    | 100% produced and tested  |
| Cluster Board    | 100% produced and tested  |
| Master Board     | Preseries 50 MBs: ok<br><u>Main production (570 boards):</u><br>Batch 1: 96 MBs in July<br>Batch 2: 104 MBs in Aug<br>Batch 3: 100 MBs in Sep<br>Next batches: 08 Nov, 06 Jan |
| Mechanical Parts | 100% produced   |



|                 |   |
|-----------------|---|
| Front-end boxes | Preseries (23) ready → frame1<br>Batch 1: 30 boards at CERN<br>Batch 2: expected this week<br>Next batches: 30 FEBs/3 weeks |
|-----------------|---|


## From SciFi IB

### Congratulations to

- Tsinghua, Valencia, HD
- Clermont-Ferrand




FEB finishing determined by MB schedule: Significant delays, however in shadow of delays of C-frames

Very detailed test of FEBs at CERN, progressing very well (Massa + students).






# LHCb SciFi China Group



# LHCb Upgrade I: SciFi (LHCb China Group)



- **SciFi : 524,000 SiPM Channels**
- **PACIFIC – 64 channel SiPM readout ASIC**
- **LHCb SciFi China Group :**
  - **Co-design the PACIFIC Board (with Heidelberg)**
  - **Manufacture all 2,300 PACIFIC Boards (Finished in 2019)**
  - **Test 1/2 of the PACIFIC Boards (another ½ @Valencia)**
  - **Quality Assurance System for PACIFIC chip selection**  
**(6 setups @Tsinghua, Barcelona and Heidelberg)**
  - **Quality Assurance System for PACIFIC Board**  
**(5 @Tsinghua, Valencia and Heidelberg)**
  - **Software: Build new sequence for SciFi specific processing of Testbeam data.**
  - **Commissioning in 2020 .....**

*Thank you!*  
*Questions?*

# References:

- <https://cds.cern.ch/record/2630472/files/passaleva-ichep%2007.07.pdf>
- [https://cds.cern.ch/record/2650584/files/181206\\_Kruger.pdf](https://cds.cern.ch/record/2650584/files/181206_Kruger.pdf)
- <https://cds.cern.ch/record/2648754/files/grauges-LHCb-NagoyaHfNPFP.pdf>
- .....