



Present and future perspectives of depleted monolithic CMOS pixel sensors


Tomasz Hemperek




STAR




Belle II



ALICE-(HL)-LHC



ATLAS




	ALICE	ILC	LHC pp	HL-LHC-pp		CEPC	Belle Upgrade
				Outer	Inner		
BX-time (ns)	20 000	350	25	25	25	25-760	~100
Hit Rate (MHz/cm ²)	1	25	100	100	4 000	~30	100-500
Φ (n _{eq} /cm ²) *	> 10 ¹³	10 ¹²	2x10 ¹⁵	10 ¹⁵	1x10¹⁶	< 10 ¹⁴	< 10 ¹³
TID (Mrad) *	0.7	0.4	80	50	> 500	30-40	10-50
Pitch (um ²)	28x28		50x250	50x50	50x50	16x16	~40x40

* for 10 years


Design for Sensor Radiation Tolerance

In the context of HL-LHC


Hybrid Pixel Detectors



Depleted Monolithic Pixels




Monolithic Pixels







Sensor Design Parameters


- Substrate doping concentration (resistivity)
- Maximum sensor bias voltage
- Geometry (thickness, fill-factor)



- **Worst case scenario!**
 - **No acceptor removal (this is only simulation)**
- Code: <https://gitlab.cern.ch/TCADExamples/ChargeCollection>

Geometry/Fill Factor





Electronics **outside** charge collection well

- Very **small sensor capacitance** → low power
- Potentially less rad. hard (longer drift lengths)
- Full CMOS with additional deep-p implant
- **Smaller pitch**

power vs radiation

R. Turchetta, et al., DOI: 10.1016/S0168-9002(00)00893-7


W. Dulinski, et al., DOI: 10.1109/TNS.2004.832947

A. Dorokhov, et al., DOI: 10.1016/j.nima.2010.12.112

M. Havránek, et al., DOI: 10.1088/1748-0221/10/02/P02013

Consequences of the additional inter-well capacitance

- larger total detector capacitance: $C_d = C_{d'} + C_{pw}$



- noise $ENC_{thermal}^2 \propto \frac{4}{3} \frac{kT}{g_m} \frac{C_d^2}{\tau}$

- timing $\tau_{CSA} \propto \frac{1}{g_m} \frac{C_d}{C_f}$

need to increase g_m to compensate
=> increased power ($g_m \propto I_d$)

- cross talking into sensor

The PW/DNW capacitance C_{pw} directly couples into the sensor (the CSA input node).


Even with careful layout and low noise digital circuitry the operation threshold can be affected.

For example: for $C_{pw} = 100$ fF, $\Delta V_{pw} = 1$ mV => $Q_{x-talk} = 625$ e⁻


Readout

Readout concepts


Rolling Shutter




Priority Encoder




Shared Bus




One to one




Column-drain





Distributed memory





Readout concepts



- Lower input capacitance and reduced crosstalk noise
- Overcome limitations of some technologies
- Higher integration level (“3D”)




Column Drain Architecture




random hit rates for 40x40 μm^2 pixels

Devices & Performance

HVCMOS - AMS/TSI 180nm



- Substrate: 10 (initially) – 2k Ohm-cm
- Bias: >60 – 100 V
- Process: 180nm
- 3-6 metal layers
- KIT, Geneva, Barcelona, Liverpool, CCPM, CERN, Bonn , ..
- Since 2012





ATLASPix1 M2

- 320 × 56 pixel matrix
- 50 × 60 μm² pixel size
- triggered readout

ATLASPix1 Simple

- 400 × 25 pixel matrix
- 40 × 130 μm² pixel size




I. Perić, et al., DOI: 10.1016/j.nima.2018.06.060

M. Kiehn, et al., DOI: 10.1016/j.nima.2018.07.061

A.Schoening

TowerJazz 180nm




C. Gao et al., NIM A (2016) 831

W. Snoeys et al. DOI:10.1016/j.nima.2017.07.046


- **TowerJazz** 180 nm CMOS CIS
- Deep Pwell allows full CMOS in pixel
- Gate oxide 3 nm good for TID
- Thickness: 18 – 40 μm
- High resistivity: 1 – 8 k Ohm-cm
- Reverse substrate bias
- **Modified process** to improve lateral depletion
- Derived from ALICE development (CERN)




ALPIDE [ALICE ITS]
(x - 2016)




TJ-MonoPix/Malta
(2018)



MiniMalta (2018)






TJ-MonoPix2 (Q1 2020)




TJ-MALTA

- 512x512 pixels (**36.4 x 36.4 μm^2** pixel size)
- Design: CERN
- Active area 18 x 18 mm²
- Hit memory in active matrix
- All hits are asynchronously transmitted to EoC logic
- No clock distribution over active matrix




TowerJazz – Malta Efficiency


- Due to small collection electrode, the field configuration and charge collection under DPW in pixel corner is critical
- Require full depletion under the DPW
- Transversal field components in corner is needed for radiation hardness



Unirradiated @ 250e- threshold





Irradiated $10^{15}\text{n}/\text{cm}^2$ @ 350e-





A. Sharma, et al., Vertex 2018

MiniMalta Results




M. Dyndal arXiv:1909.11987


2x2 Pixel Layout




- 1x2cm² size, 224x448 pixel matrix
- Small pixel size: 36x40 μm^2
- Low power: < 65 mW/cm²
- 6-bit ToA (Time-of-arrival), ToT (Time-over-threshold)
- No trigger memory, 4x40Mhz data transmission
- Optional HV frontside bias, Leakage compensation
- No in-pixel threshold tuning



Threshold




ENC



T. Wang, et al., DOI: 10.1088/1748-0221/13/03/C03039


K. Moustakas et al., DOI: doi.org/10.1016/j.nima.2018.09.100

I. Caicedo et. al, DOI: 10.1088/1748-0221/14/06/C06006




LFA150:


- L-Foundry 150 nm process (deep N-well/P-well)
- Up to 7 metal layers
- **Resistivity of wafer: $>2000 \Omega \cdot \text{cm}$**
- Small implant customization
- Backside processing




CCPD_LF
2014



LF-CPIX
2016




LF-Monopix
2016



LF- MonoPix2
2020

LF-MonoPix1





LF-Monopix (monolithic FE-I4)

- Pixel size: $50 \mu\text{m} \times 250 \mu\text{m}^2$
- Chip size: $10 \text{ mm} \times 10 \text{ mm}^2$
- **200 μm and 100 μm version**
- Measured good >99% particle (MIP) detection after high neutron radiation
- Breakdown >280V on test structures
- Radiation (TID) tolerance (>0.50MGray)
- **LF-MonoPix2 -> (150x50 μm^2)**




Lrfu - CEA Saclay
Institut de recherche
sur les lois fondamentales
de l'Univers





M. Barbero, et al., "Radiation hard DMAPS ...", arXiv:1911.01119

LF-MonoPix1 Design




- Pixel size $50 \times 250 \mu\text{m}^2$




T. Wang, et al., DOI: [10.1088/1748-0221/12/01/C01039](https://doi.org/10.1088/1748-0221/12/01/C01039)
P. Rymaszewski et al., DOI: [http://doi.org/10.22323/1.313.0045](https://doi.org/10.22323/1.313.0045)


TID Effects



Efficiency (Un-irradiated)





Efficiency ($1 \times 10^{15} \text{ n}_{\text{eq}}/\text{cm}^2$)





T. Hirono, et. al, DOI: 10.1016/j.nima.2018.10.059

Other LFoundry Development




- Architecture: 3T (DC coupled)
- **Thickness: 100 and 200 μm (BSI)**
- **Bias: < 250V**
- Pixel: **25x25 μm^2**
- Input capacitance: tens of fF



- Architecture: 3T (DC coupled)
- **Thicknes: 100 and 200 μm (BSI)**
- **Bias: < 60V**
- Pixel: **25x25 μm^2**
- Input capacitance: **few fF**

X-FAB HV-SOI (XT180)





XT180:

- XFab 180 nm HV-SOI
- Up to 7 metal layers
- Resistivity of wafer: 100 $\Omega \cdot \text{cm}$


XTB01 and XT02 prototypes:

- Pixel pitch: 15, 50, 100 μm
- Chip size: 2.5 mm x 5 mm
- Design/Testing: Bonn, CERN, CPPM





Fernandez-Perez et al. NIM A796 (2015) 13-18
Hemperek et al. JINST 10 (2015) no.03, C03047

Deep Depletion CMOS



CMOS Process on High Resistivity Silicon

- Technology node: 180nm
- Wafer material: 8 inch float zone (FZ)
- Resistivity: 6.5 kOhm x cm
- Conductivity type: N
- Backside: P+ implant with dedicated electrode
- Thickness: 50 – 400 micron (application specific)




- 25 x 25 mm² overall size
- 1024 x 1024 pixels
- **20 µm pixel size**
- Four-fold symmetric
- All available 6 metal layers used for power routing


S. Lauxtermann, "Monolithic Deep Depletion CMOS Pixel ...", Pixel2018

Future

LF-MonoPix2



TJ-MonoPix2



LF-MonoPix : $\sim 300 \text{mW/cm}^2$ ($\sim 20\%$ digital)

TJ-Monopix : $\sim 150 \text{mW/cm}^2$ ($\sim 50\%$ digital)


TJ-Malta : $\sim 110 \text{mW/cm}^2$ ($\sim 25\%$ digital)

Remainder: for timing resolution of **25ns**

Analog: $\sim$ scales with **bandwidth** (time resolution) and input capacitance
(does not scale with technology easily)

Digital: $\sim$ scales with **timing resolution and hit rate**
(large gain from technology scaling)

TJ-Monopix2 scaling



Process 180nm (25ns, >100MHz/cm²):

Does not scale with technology:

- Diode : $\sim 64\mu\text{m}^2$
- Front-End : $\sim 240\mu\text{m}^2$

Scales with technology:


- SRAM: $575\mu\text{m}^2$
- Tuning: $80\mu\text{m}^2$
- R/O Logic: $294\mu\text{m}^2$
- HitOr: $100\mu\text{m}^2$
- ROM & Buffers: $368\mu\text{m}^2$

From 180 to 65nm*
(digital scales $\sim \times 8-10$):

$$\Rightarrow \sim 20 \times 20 \mu\text{m}^2$$


drop analog information?
more signal $\Rightarrow$ simpler amplifier
less hit rate $\Rightarrow$ simpler logic

Ultimate detector platform?



"Easily" available today!

iVTX: Ladder Concept



C. Marinas, "Belle II VXD Open Workshop" 2019

- Proven good radiation tolerance of sensors (and electronics)
- Lower cost alternative to conventional hybrid sensors (as monolithic or cheaper hybrid)
- Limited complexity (110-180nm)
- Successful backside processing 200/100 μ m (50 μ m possible)
- Low mass (<50 μ m)
- Hybridizing active sensor and R/O chip can increase performance of hybrid sensors (wafer to wafer?)

Thank you!

