1. If you are a new user, please register to get an Indico account through https://login.ihep.ac.cn/registIndico.jsp. Any questions, please email us at helpdesk@ihep.ac.cn or call 88236855.
2. The name of any uploaded file should be in English or plus numbers, not containing any Chinese or special characters.
3. If you need to create a conference in the "Conferences, Workshops and Events" zone, please email us at helpdesk@ihep.ac.cn.
21-26 May 2017
Beijing International Convention Center
Asia/Shanghai timezone
Home > Timetable > Session details > Contribution details

Contribution oral

Beijing International Convention Center - Room 305E
Front-end electronics and fast data transmission

Design of a Data Acquisition Module Based on PXI for Waveform Digitization

Speakers

  • Dr. Zhe CAO

Primary authors

  • Dr. Zhe CAO (State Key Laboratory of Particle Detection and Electronics, University of Science and Technology of China)

Co-authors

  • Mr. Jiadong HU (State Key Laboratory of Particle Detection and Electronics, University of Science and Technology of China)
  • Mr. Cheng LI (State Key Laboratory of Particle Detection and Electronics, University of Science and Technology of China)
  • Mr. Siyuan MA (State Key Laboratory of Particle Detection and Electronics, University of Science and Technology of China)
  • Prof. Shubin LIU (University of Science & Technology of China)
  • Prof. Qi AN (University of Science & Technology of China)

Content

The waveform digitization is more and more popular for readout electronics in the particle and nuclear physics experiment. A data acquisition module for waveform digitization is investigated in this paper. The module is designed on a 3U PXI (PCI eXtensions for Instrumentation) shelf, which can manage the measurement of two channels of waveform digitization for detector signals. It is equipped with a two channels ADC (Analog to Digital Converter) of 12 bits resolution and up to 1.8G samples per second sampling rate, and an FPGA (Filed Programming Gate Array) for controlling and data buffering. Meanwhile, a CPLD is employed to implement the PXI interface communication via PXI Bus. The electronics performance of this system was tested. The bandwidth of the system is more than 450MHz. The ENOB (Effective Number Of Bits) is up to 9.31 bits for an input signal from 5 MHz to 150 MHz and the ENOB is still above 8.17 bits for an input up to 400 MHz. The results show that the module can be successfully used in the particle and nuclear physics experiment.